Hello,

this topic is a few years old, but it seems not been answered finally. I am facing the same issue: I do a burst read of a CC1101 chip and after sending the address byte, I expect MOSI to stay low (0x00) during all subsequent bytes in Read / MISO phase.

My code:

spi_transaction_ext_t t ...