Page 1 of 1

RSR.CCOUNT on Espressif's RISCs?

Posted: Fri Jul 18, 2025 9:52 am
by vvb333007
Hello everyone!

On Xtensa-based CPUs one can use "rsr.ccount" assembler instruction to read CPU cycles count register.
Do we have something like that on C3, C6, P4 ?

Thanks!

Re: RSR.CCOUNT on Espressif's RISCs?

Posted: Fri Jul 18, 2025 12:53 pm
by MicroController
Yup: MPCCR by default counts CPU cycles -> https://github.com/espressif/esp-idf/bl ... ils.h#L110