try to generate i2s clk signal, what is the maximal possible clk sig for this regular?
my last point was instable 27 .. 32 .. 37.8 MHz.
can we generate helpwise in the meantime 50MHz ?
best wishes
rudi
Users browsing this forum: Bytespider, ChatGPT-User, meta-externalagent and 4 guests