RSR.CCOUNT on Espressif's RISCs?

Post Reply
vvb333007
Posts: 79
Joined: Wed Jul 31, 2024 5:53 am
Location: Thailand
Contact:
Contact vvb333007

RSR.CCOUNT on Espressif's RISCs?

Postby vvb333007 » Fri Jul 18, 2025 9:52 am

Hello everyone!

On Xtensa-based CPUs one can use "rsr.ccount" assembler instruction to read CPU cycles count register.
Do we have something like that on C3, C6, P4 ?

Thanks!
Thanks!
Slava.
Top
MicroController
Posts: 2705
Joined: Mon Oct 17, 2022 7:38 pm
Location: Europe, Germany

Re: RSR.CCOUNT on Espressif's RISCs?

Postby MicroController » Fri Jul 18, 2025 12:53 pm

Yup: MPCCR by default counts CPU cycles -> https://github.com/espressif/esp-idf/bl ... ils.h#L110
Top
Post Reply

Return to “ESP-IDF”

Who is online

Users browsing this forum: Amazon [Bot], PerplexityBot and 1 guest